



4-Mbit (256K x 16) Static RAM

Features

■ Very high speed: 55 ns

■ Wide voltage range: 1.65V–2.25V
■ Pin compatible with CY62147DV18

■ Ultra low standby power

Typical standby current: 1 μA
 Maximum standby current: 7 μA

■ Ultra low active power

□ Typical active current: 2 mA @ f = 1 MHz

■ Ultra low standby power

■ Easy memory expansion with CE and OE features

■ Automatic power down when deselected

■ CMOS for optimum speed and power

■ Available in a Pb-free 48-Ball VFBGA package

Functional Description

The CY62147EV18 is a high performance CMOS static RAM organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power

consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected ($\overline{\text{CE}}$ HIGH or both $\overline{\text{BLE}}$ and $\overline{\text{BHE}}$ are HIGH). The input and output pins (IO $_0$ through IO $_{15}$) are placed in a high impedance state when:


- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- <u>Both Byte High Enable and Byte Low Enable are disabled</u> (BHE, BLE HIGH)
- When a write operation is active (CE LOW and WE LOW).

 $\overline{\text{To}}$ write to the device, take Chip Enable $\overline{(CE)}$ and Write Enable $\overline{(WE)}$ inputs LOW. If Byte Low Enable (BLE) is LOW then data from IO pins (IO $_0$ through IO $_1$) is written into the location specified on the address pins (A $_0$ through A $_1$ 7). If Byte High Enable (BHE) is LOW, then data from IO pins (IO $_8$ through IO $_1$ 5) is written into the location specified on the address pins (A $_0$ through A $_1$ 7).

To read from the device, take Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on IO $_0$ to IO $_7$. If Byte High Enable (BHE) is LOW, then data from memory appears on IO $_8$ to IO $_{15}$. See the "Truth Table" on page 9 for a complete description of read and write modes.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.

Logic Block Diagram






Product Portfolio

									Power Di	ssipation				
Product	V _{CC} Range (V)		V _{CC} Range (V)		V _{CC} Range (V)		V _{CC} Range (V) Speed (ns)			Operating I _{CC} (mA)			Standby I (uA)	
				f = 1	MHz	f = f _{max}		Standby I _{SB2} (μ A)						
	Min	Typ ^[1]	Max		Typ ^[1]	Max	Typ ^[1]	Max	Typ ^[1]	Max				
CY62147EV18LL	1.65	1.8	2.25	55	2	2.5	15	20	1	7				

Pin Configuration

Figure 1. 48-Ball VFBGA Pinout [2, 3]



Notes

- 1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25°C.

 2. NC pins are not connected on the die.
- 3. Pins H1, G2, and H6 in the VFBGA package are address expansion pins for 8 Mb, 16 Mb and 32 Mb, respectively.



Maximum Ratings

Exceeding the maximum ratings may shorten the battery life of the device. User guidelines are not tested. Storage Temperature-65°C to + 150°C Ambient Temperature with Supply Voltage to Ground Potential-0.2V to + 2.45V (V_{CCmax} + 0.2V) DC Voltage Applied to Outputs in High Z State $^{[4, 5]}$-0.2V to 2.45V (V_{CCmax} + 0.2V)

DC Input Voltage $^{[4, 5]}$ 0.2V to 2.45V (V _{CCmax} + 0.2)	2V)
Output Current into Outputs (LOW)20	mΑ
Static Discharge Voltage	11V
Latch up Current> 200	mΑ

Operating Range

Device	Range	Ambient Temperature	V _{CC} ^[6]	
CY62147EV18LL	Industrial	–40°C to +85°C	1.65V to 2.25V	

Electrical Characteristics

Over the Operating Range

D	Description	T4 O		Unit			
Parameter	Description	Test Conditions	Min	Typ ^[1]	Max	Unit	
V _{OH}	Output HIGH Voltage	I _{OH} = -0.1 mA		1.4			V
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA				0.2	V
V _{IH}	Input HIGH Voltage	V _{CC} =1.65V to 2.25V		1.4		V _{CC} + 0.2	V
V _{IL}	Input LOW Voltage	V _{CC} =1.65V to 2.25V		-0.2		0.4	V
I _{IX}	Input Leakage Current	$GND \le V_1 \le V_{CC}$		– 1		+1	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled	j	– 1		+1	μА
I _{CC}	V _{CC} Operating Supply Current	$f = f_{max} = 1/t_{RC}$	V _{CC(max)} =2.25V I _{OUT} = 0 mA CMOS levels		15	20	mA
		f = 1 MHz	V _{CC(max)} =2.25V		2	2.5	mA
I _{SB1}	Automatic CE Power Down Current–CMOS Inputs	$\label{eq:center} \begin{split} \overline{CE} &\geq V_{CC} - 0.2V, \\ V_{IN} &\geq V_{CC} - 0.2V, V_{IN} \leq 0.2V) \\ f &= f_{max} \underbrace{(Address\ and\ Data\ Only)}_{F}, \\ f &= 0 \underbrace{(OE,\ WE,\ BHE,\ and\ BLE)} \end{split}$	V _{CC(max)} =2.25V		1	7	μА
I _{SB2} ^[7]	Automatic CE Power Down Current–CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V,$ f = 0	V _{CC(max)} =2.25V		1	7	μА

Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output Capacitance		10	pF

Notes

- V_{I,(min)} = -2.0V for pulse durations less than 20 ns.
 V_{I,(max)}=V_{CC}+0.5V for pulse durations less than 20 ns.
 Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V_{CC(min)} and 200 μs wait time after V_{CC} stabilization.
 Only chip enable (ČE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.




Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	scription Test Conditions		
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case)		10	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Parameters	1.80V	Unit
R1	13500	Ω
R2	10800	Ω
R _{TH}	6000	Ω
V _{TH}	0.80	V


Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[1]	Max	Unit
V_{DR}	V _{CC} for Data Retention		1.0			V
I _{CCDR} ^[7]	Data Retention Current	$V_{CC} = 1.0V, \overline{CE} \ge V_{CC} - 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$		0.5	5	μА
ODIC	Chip Deselect to Data Retention Time		0			ns
t _R ^[9]	Operation Recovery Time		t _{RC}			ns

Data Retention Waveform

Figure 3. Data Retention Waveform^[10]



Notes

- 8. Tested initially and after any design or process changes that may affect these parameters.
 9. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.
 10. BHE BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Over the Operating Range [11, 12]

D	D	55	ns	1114	
Parameter	Description	Min	Max	Unit	
Read Cycle	•		•		
t _{RC}	Read Cycle Time	55		ns	
t _{AA}	Address to Data Valid		55	ns	
t _{OHA}	Data Hold from Address Change	10		ns	
t _{ACE}	CE LOW to Data Valid		55	ns	
t _{DOE}	OE LOW to Data Valid		25	ns	
t _{LZOE}	OE LOW to Low Z ^[13]	5		ns	
t _{HZOE}	OE HIGH to High Z ^[13, 14]		18	ns	
t _{LZCE}	CE LOW to Low Z ^[13]	10		ns	
t _{HZCE}	CE HIGH to High Z ^[13, 14]		18	ns	
t _{PU}	CE LOW to Power Up	0		ns	
t _{PD}	CE HIGH to Power Down		55	ns	
t _{DBE}	BLE/BHE LOW to Data Valid		55	ns	
t _{LZBE}	BLE/BHE LOW to Low Z ^[13]	10		ns	
t _{HZBE}	BLE/BHE HIGH to High Z ^[13, 14]		18	ns	
Write Cycle ^[15]	5]				
t _{WC}	Write Cycle Time	45		ns	
t _{SCE}	CE LOW to Write End	35		ns	
t _{AW}	Address Setup to Write End	35		ns	
t _{HA}	Address Hold from Write End	0		ns	
t _{SA}	Address Setup to Write Start	0		ns	
t _{PWE}	WE Pulse Width	35		ns	
t_{BW}	BLE/BHE LOW to Write End	35		ns	
t _{SD}	Data Setup to Write End	25		ns	
t _{HD}	Data Hold from Write End	0		ns	
t _{HZWE}	WE LOW to High Z ^[13, 14]		18	ns	
t _{LZWE}	WE HIGH to Low Z ^[13]	10		ns	

^{11.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 1V/ns or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" on page 4 section.
12. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.

^{13.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZDE} is less than t_{LZDE}, and t_{HZWE} for any device.

14. t_{HZOE}, t_{HZDE}, t_{HZBE}, and t_{HZWE} transitions are measured when the output enters a high impedence state

15. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE, BLE or both = V_{IL}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



Switching Waveforms

Figure 4 shows the Read Cycle No.1 that is address transition controlled. [16, 17]

Figure 4. Read Cycle No. 1





Figure 5 shows the Read Cycle No.2 that is $\overline{\text{OE}}$ controlled. [17, 18]

Figure 5. Read Cycle No. 2



^{16.} The device is continuously selected. \overline{OE} , $\overline{CE} = V_{\parallel L}$, \overline{BHE} , \overline{BLE} or both = $V_{\parallel L}$.

^{17.} WE is HIGH for read cycle.

18. Address valid before or similar to $\overline{\text{CE}}$ and $\overline{\text{BHE}}$, $\overline{\text{BLE}}$ transition LOW.



Switching Waveforms (continued)

Figure 6 shows the Write Cycle No.1 that is $\overline{\text{WE}}$ Controlled. [15, 19, 20]

Figure 6. Write Cycle No. 1





Figure 7 shows the Write Cycle No.2 that is $\overline{\text{CE}}$ Controlled. [15, 19, 20]

Figure 7. Write Cycle No. 2



Notes:

- 19. Data IO is high impedance if \overline{OE} = V_{IH}.

 20. If \overline{CE} goes HIGH simultaneously with \overline{WE} = V_{IH}, the output remains in a high impedance state.

 21. During this period, the IOs are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 8 shows the Write Cycle No. 3 that is $\overline{\text{WE}}$ Controlled and $\overline{\text{OE}}$ LOW. [20]

Figure 8. Write Cycle No. 3





Figure 9 shows Write Cycle No. 4 that is BHE/BLE Controlled and OE LOW. [20]

Figure 9. Write Cycle No. 4





Truth Table

CE	WE	OE	BHE	BLE	Inputs or Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect or Power Down	Standby (I _{SB})
L	Х	X	Н	Н	High Z	Deselect or Power Down	Standby (I _{SB})
L	Н	L	L	L	Data Out (IO ₀ –IO ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data Out (IO ₀ –IO ₇); IO ₈ –IO ₁₅ in High-Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data Out (IO ₈ –IO ₁₅); IO ₀ –IO ₇ in High-Z	Read	Active (I _{CC})
L	Н	Н	L	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Ι	L	Н	High Z	Output Disabled	Active (I _{CC})
L	L	X	L	L	Data In (IO ₀ –IO ₁₅)	Write	Active (I _{CC})
L	L	X	Н	L	Data In (IO ₀ –IO ₇); IO ₈ –IO ₁₅ in High-Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data In (IO ₈ –IO ₁₅); IO ₀ –IO ₇ in High-Z	Write	Active (I _{CC})

Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62147EV18LL-55BVXI	51-85150	48-Ball VFBGA (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of other parts.





Package Diagram

Figure 10. 48-Ball VFBGA (6 x 8 x 1 mm), 51-85150



TOP VIEW





51-85150-*D



Document History Page

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201580	01/08/04	AJU	New Datasheet
*A	247009	See ECN	SYT	New Datasneet Changed from Advance Information to Preliminary Moved Product Portfolio to Page 2 Changed V_{CCMax} from 2.20 to 2.25 V Changed V_{CC} stabilization time in footnote #8 from 100 μs to 200 μs Removed Footnote #15 (t_{LZBE}) from Previous Revision Changed t_{CCDR} from 2.0 μA to 2.5 μA Changed typo in Data Retention Characteristics (t_R) from 100 μs to t_{RC} ns Changed t_{OHA} from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bin Changed t_{HZOE} , t_{HZBE} , t_{HZWE} from 12 to 15 ns for 35 ns Speed Bin and 15 to 18 ns for 45 ns Speed Bin Changed t_{SCE} and t_{BW} from 25 to 30 ns for 35 ns Speed Bin and 40 to 35 ns for 45 ns Speed Bin Changed t_{HZCE} from 12 to 18 ns for 35 ns Speed Bin and 15 to 22 ns for 45 ns Speed Bin Changed t_{SD} from 15 to 18 ns for 35 ns Speed Bin and 20 to 22 ns for 45 ns Speed Bin Changed t_{DCE} from 15 to 18 ns for 35 ns Speed Bin
				Changed Ordering Information to include Pb-Free Packages
*B	414820	See ECN	ZSD	Changed from Preliminary to Final Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court" Removed 35 ns Speed Bin Removed "L" version of CY62147EV18 Changed ball E3 from DNU to NC Changed I_{CC} (typ) value from 1.5 mA to 2 mA at f = 1 MHz Changed I_{CC} (max) value from 2 mA to 2.5 mA at f = 1 MHz Changed I_{CC} (typ) value from 12 mA to 15 mA at f = f I_{MX} Changed I_{CC} (typ) value from 12 mA to 15 mA at f = f I_{MX} Changed I_{SB1} and I_{SB2} Typ values from 0.7 I_{MX} A to 1 I_{MX} A and Max values from 2.5 I_{MX} Extended undershoot limit to I_{MX} and I_{MX} Added I_{CCDR} Max from 2.5 I_{MX} At to 3 I_{MX} Added I_{CCDR} typical value Changed I_{LZOE} from 3 ns to 5 ns Changed I_{LZOE} from 22 ns to 18 ns Changed I_{RX} from 22 ns to 18 ns Changed I_{RX} from 22 ns to 25 ns Updated the package diagram 48-pin VFBGA from *B to *D Updated the ordering information table and replaced Package Name Column with Package Diagram
*C	571786	See ECN	VKN	Replaced 45ns speed bin with 55 ns
*D	908120	See ECN	VKN	Added footnote #8 related to I _{SB2} and I _{CCDR} Added footnote #13 related AC timing parameters Changed t _{WC} specification from 45 ns to 55 ns Changed t _{SCE} , t _{AW} , t _{PWE} , t _{BW} spec from 35 ns to 40 ns Changed t _{HZWE} specification from 18 ns to 20 ns



Document Title: CY62147EV18 MoBL2™ 4-Mbit (256K x 16) Static RAM Document Number: 38-05441				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
*E	1045701	See ECN	VKN	Changed I _{CCDR} specification from 3 μA to 5 μA
*F	1274728	See ECN	VKN/AESA	Changed t_{WC} specification from 55 ns to 45 ns Changed t_{SCE} , t_{AW} , t_{PWE} , t_{BW} specification from 40 ns to 35 ns Changed t_{HZWE} specification from 20 ns to 18 ns

© Cypress Semiconductor Corporation, 2004-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05441 Rev. *F

Revised August 01, 2007

Page 12 of 12